Vivanco 10-100MB FAST ETHERNET SWITCH 5 PORTS - PROGRAMMING Especificaciones Pagina 71

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 82
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 70
DP83848Q-Q1
www.ti.com
SNLS341C MARCH 2011REVISED MARCH 2015
Figure 8-3. PCB Stripline Layer Stacking
Within a PCB it may be desirable to run traces using different methods, microstrip vs. stripline, depending
on the location of the signal on the PCB. For example, it may be desirable to change layer stacking where
an isolated chassis ground plane is used. Figure 8-4 illustrates alternative PCB stacking options.
Copyright © 2011–2015, Texas Instruments Incorporated Layout 71
Submit Documentation Feedback
Product Folder Links: DP83848Q-Q1
Vista de pagina 70
1 2 ... 66 67 68 69 70 71 72 73 74 75 76 ... 81 82

Comentarios a estos manuales

Sin comentarios